

CY7C107BN CY7C1007BN

1M x 1 Static RAM

Features

- High speed
- t_{AA} = 15 ns
- CMOS for optimum speed/power
- · Automatic power-down when deselected
- TTL-compatible inputs and outputs

Functional Description

The CY7C107BN and CY7C1007BN are high-performance CMOS static RAMs organized as 1,048,576 words by 1 bit. Easy memory expansion is provided by an active LOW Chip Enable (\overline{CE}) and three-state drivers. These devices have an automatic power-down feature that reduces power consumption by more than 65% when deselected.

<u>Writing</u> to the devices is <u>ac</u>complished by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. Data on the input pin (D_{IN}) is written into the memory location specified on the address pins (A₀ through A₁₉).

Reading <u>from</u> the devices is accomplished by taking Chip Enable (CE) LOW while Write Enable (WE) remains HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the data output (D_{OUT}) pin.

The output pin (D_{OUT}) is placed in a high-impedance state when the <u>device</u> is <u>deselected</u> (CE HIGH) or during a write operation (CE and WE LOW).

The CY7C107BN is available in a standard 400-mil-wide SOJ; the CY7C1007BN is available in a standard 300-mil-wide SOJ



Selection Guide

	7C107BN-15 7C1007BN-15
Maximum Access Time (ns)	15
Maximum Operating Current (mA)	80
Maximum CMOS Standby Current I _{SB2} (mA)	2

Cypress Semiconductor Corporation Document #: 001-06426 Rev. ** 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised February 1, 2006



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	65°C to +150°C
Ambient Temperature with Power Applied	55°C to +125°C
Supply Voltage on V_{CC} Relative to 0	GND ^[1] 0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State ^[1]	0.5V to V _{CC} + 0.5V
DC Input Voltage ^[1]	0.5V to V _{CC} + 0.5V

Electrical Characteristics Over the Operating Range

Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature ^[2]	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%

			7C107BN-15 7C1007BN-15		
Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = -4.0 mA	2.4		V
V _{OL}	Output LOW Voltage	V_{CC} = Min., I_{OL} = 8.0 mA		0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage ^[1]		-0.3	0.8	V
I _{IX}	Input Leakage Current	$GND \leq V_I \leq V_{CC}$	-1	+1	mA
I _{OZ}	Output Leakage Current	$GND \leq V_I \leq V_{CC},$ Output Disabled	-5	+5	mA
I _{OS}	Output Short Circuit Current ^[3]	V _{CC} = Max., V _{OUT} = GND		-300	mA
I _{CC}	V _{CC} Operating Supply Current	V_{CC} = Max., I_{OUT} = 0 mA, f = f _{MAX} = 1/t _{RC}		80	mA
I _{SB1}	Automatic CE Power-Down Current— TTL Inputs	$\begin{array}{l} \text{Max. } V_{CC}, \ \overline{CE} \geq V_{IH}, \ V_{IN} \geq V_{IH} \text{ or} \\ V_{IN} \leq V_{IL}, \ f = f_{MAX} \end{array}$		20	mA
I _{SB2}	Automatic CE Power-Down Current — CMOS Inputs	$\begin{array}{l} \text{Max. } V_{CC}, \overline{\text{CE}} \geq V_{CC} - 0.3\text{V}, \\ V_{\text{IN}} \geq V_{CC} - 0.3\text{V} \text{ or } V_{\text{IN}} \leq 0.3\text{V}, \text{f} = 0 \end{array}$		2	mA

Capacitance^[4]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN} : Addresses	Input Capacitance	$T_A = 25 \times C, f = 1 \text{ MHz},$	7	pF
C _{IN} : Controls		$V_{CC} = 5.0V$	10	pF
C _{OUT}	Output Capacitance		10	pF

Notes:

V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.
T_A is the "Instant On" case temperature.
Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

4. Tested initially and after any design or process changes that may affect these parameters.



OUTPUT -

AC Test Loads and Waveforms





Switching Characteristics^[5] Over the Operating Range

-0 1.73V

167Ω

~~~

|                            |                                     | 7C107<br>7C100 | 7C107BN-15<br>7C1007BN-15 |      |  |
|----------------------------|-------------------------------------|----------------|---------------------------|------|--|
| Parameter Description      |                                     | Min.           | Max.                      | Unit |  |
| READ CYCLE                 |                                     |                |                           |      |  |
| t <sub>RC</sub>            | Read Cycle Time                     | 15             |                           | ns   |  |
| t <sub>AA</sub>            | Address to Data Valid               |                | 15                        | ns   |  |
| t <sub>OHA</sub>           | Data Hold from Address Change       | 3              |                           | ns   |  |
| t <sub>ACE</sub>           | CE LOW to Data Valid                |                | 15                        | ns   |  |
| t <sub>LZCE</sub>          | CE LOW to Low Z <sup>[6]</sup>      | 3              |                           | ns   |  |
| t <sub>HZCE</sub>          | CE HIGH to High Z <sup>[6, 7]</sup> |                | 7                         | ns   |  |
| t <sub>PU</sub>            | CE LOW to Power-Up 0                |                |                           |      |  |
| t <sub>PD</sub>            | CE     HIGH to Power-Down     15    |                |                           |      |  |
| WRITE CYCLE <sup>[8]</sup> |                                     | ·              |                           |      |  |
| t <sub>WC</sub>            | C Write Cycle Time                  |                |                           | ns   |  |
| t <sub>SCE</sub>           | CE LOW to Write End                 | 12             |                           | ns   |  |
| t <sub>AW</sub>            | AW Address Set-Up to Write End 12   |                |                           | ns   |  |
| t <sub>HA</sub>            | Address Hold from Write End         | 0              |                           | ns   |  |
| t <sub>SA</sub>            | Address Set-Up to Write Start       | 0              |                           | ns   |  |
| t <sub>PWE</sub>           | WE Pulse Width                      | 12             |                           | ns   |  |
| t <sub>SD</sub>            | Data Set-Up to Write End 8          |                |                           | ns   |  |
| t <sub>HD</sub>            | Data Hold from Write End            | 0              |                           | ns   |  |
| t <sub>LZWE</sub>          | WE HIGH to Low Z <sup>[6]</sup>     | 3              |                           | ns   |  |
| t <sub>HZWE</sub>          | WE LOW to High Z <sup>[6, 7]</sup>  | 7 r            |                           |      |  |

Notes:

5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified

b) The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.



# Switching Waveforms

Read Cycle No. 1<sup>[10, 11]</sup>



# **Read Cycle No. 2**<sup>[11, 12]</sup>



# Write Cycle No. 1 (CE Controlled)<sup>[13]</sup>



#### Notes:

- Notes: 9. No input may exceed  $V_{CC} + 0.5V_{...}$ 10. <u>Device</u> is continuously selected,  $\overline{CE} = V_{IL}$ . 11. WE is HIGH for read cycle. 12. Address valid prior to or coincident with  $\overline{CE}$  transition LOW. 13. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.



### Switching Waveforms (continued)

# Write Cycle No. 2 (WE Controlled)<sup>[13]</sup>



# **Truth Table**

| CE | WE | D <sub>OUT</sub> | Mode       | Power                      |
|----|----|------------------|------------|----------------------------|
| Н  | Х  | High Z           | Power-Down | Standby (I <sub>SB</sub> ) |
| L  | н  | Data Out         | Read       | Active (I <sub>CC</sub> )  |
| L  | L  | High Z           | Write      | Active (I <sub>CC</sub> )  |

# **Ordering Information**

| Speed<br>(ns) | Ordering Code    | Package<br>Diagram | Package Type                           | Operating<br>Range |
|---------------|------------------|--------------------|----------------------------------------|--------------------|
| 15            | CY7C107BN-15VC   | 51-85032           | 28-Lead (400-Mil) Molded SOJ           | Commercial         |
|               | CY7C1007BN-15VC  | 51-85031           | 28-Lead (300-Mil) Molded SOJ           |                    |
|               | CY7C1007BN-15VXC | 51-85031           | 28-Lead (300-Mil) Molded SOJ (Pb-free) |                    |
|               | CY7C107BN-15VI   | 51-85032           | 28-Lead (400-Mil) Molded SOJ           | Industrial         |

Please contact local sales representative regarding availability of these parts



# Package Diagrams



#### Document #: 001-06426 Rev. \*\*

#### Page 6 of 7

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



# **Document History Page**

| Document Title: CY7C107BN/CY7C1007BN 1M x 1 Static RAM<br>Document Number: 001-06426 |         |               |                    |                |                       |
|--------------------------------------------------------------------------------------|---------|---------------|--------------------|----------------|-----------------------|
| REV.                                                                                 | ECN NO. | Issue<br>Date | Orig. of<br>Change |                | Description of Change |
| **                                                                                   | 423847  | See ECN       | NXR                | New Data Sheet |                       |